

ULTRA HIGH-SPEED CHIP SEMICONDUCTOR INTEGRATED CIRCUIT  
INTERCONNECT STRUCTURE AND FABRICATION METHOD  
USING FREE-SPACE DIELECTRICS

5     FIELD OF THE INVENTION

10     The present invention relates to semiconductor  
integrated circuits and, more particularly, to structures  
and methods of fabricating integrated circuit interconnect  
devices. Even more particularly, the present invention  
15     relates to an ultra high-speed chip interconnect structure  
and methods of forming such a structure that integrates  
free-space intermetal and interlevel dielectric regions  
with at least one high-conductivity interconnect conductor  
for the purpose of establishing optimally low permittivity  
20     between adjacent intralevel and interlevel conductor lines  
and plugs. This invention offers improved interconnect  
structures and methods which will reduce the parasitic  
effects of the interconnect structure and enable  
significant enhancements of the semiconductor integrated  
25     circuit speed and operational reliability. The structures  
and methods of this invention also allow simplification at  
the interconnect process flow, resulting in reduced chip  
manufacturing cost.

BACKGROUND OF THE INVENTION

The speed and reliability performance parameters of state-of-the art semiconductor integrated circuit (IC) chips are mostly governed by the on-chip interconnects. Advanced semiconductor IC chips employ multi-level on-chip interconnects usually comprising aluminum (usually an alloy of aluminum comprising approximately 0.5% to 2% copper for improved electromigration reliability lifetime) metal lines, aluminum (again typically doped with copper) or tungsten plugs (for inter-level/inter-metal contact/via holes), and silicon dioxide (or fluorinated silicon dioxide  $\text{SiO}_x\text{F}_y$ ) or a combination of silicon dioxide with an organic low-permittivity (low-k) dielectric used as inter-metal and inter-level dielectrics. The speed performance of advanced semiconductor IC chips such as high-end microprocessors and digital signal processors (DSP) fabricated using 0.25  $\mu\text{m}$  complementary metal-oxide-semiconductor (CMOS) technologies and beyond is limited by the interconnect signal propagation delays. The signal propagation delay for advanced interconnects is limited by the parasitic resistive, capacitive, and inductive elements. These include the interconnect metal "RC" delays, capacitive cross-talks or cross-talk noise between adjacent metal lines (due to voltage pulses), as well as inductive noise and cross-talks (due to voltage pulses).

As the device dimensions are scaled down, the metal interconnect line widths and pitches are also scaled down, accordingly. The maximum density (areal density) of metal interconnect lines on each interconnect level is limited by the minimum electrical conductivity requirements of the metal lines as well as the upper limits on the maximum allowable signal cross-talks. As the density of the metal

interconnect lines on each interconnect level increases,  
the adjacent metal lines are placed closer to each other  
and the widths of the metal lines is also reduced. As the  
minimum feature size of the semiconductor (e.g., silicon  
CMOS) IC technologies is reduced to 0.25  $\mu\text{m}$  and beyond, the  
"RC" propagation delays and the capacitive cross-talk noise  
have a significant impact on the speed performance of the  
IC chips, such as in high-end microprocessor and digital  
signal processor (DSP) chips. These problems place serious  
constraints on the minimum width (and thickness) of the  
metal lines and the minimum metallization layout pitches  
(or the minimum inter-line spacings), particularly on the  
interconnect levels which contain the long-range global  
interconnect lines (for instance, for signal or clock  
distribution) and/or power distribution.

The interconnect design rule constraints caused by the  
IC chip speed performance (and electromigration reliability  
lifetime) requirements result in an increase in the number  
of interconnect levels, particularly for complex logic  
chips such as high-end/high-speed microprocessors and  
digital signal processors. For instance, state-of-the-art  
CMOS logic technologies with minimum feature size of 0.20  
to 0.25  $\mu\text{m}$  may utilize as many as six or more levels of  
metal interconnects. Each additional level of metal  
interconnect adds significantly to the overall process flow  
complexity and chip manufacturing cost. This is due to  
both increased number of fabrication process steps in the  
process flow and the manufacturing yield reduction  
associated with a more complex and lengthy process flow.

Another limitation associating with existing  
interconnect structures arises because metal resistivity

significantly contributes to the chip speed constraints and even the overall manufacture cost. The use of a higher conductivity metal such as copper instead of aluminum, since the bulk resistivity of copper is approximately 1.78  $\mu\Omega\cdot\text{cm}$  versus approximately 2.7  $\mu\Omega\cdot\text{cm}$  for aluminum, results in a significant reduction of the interconnect "RC" propagation delay for a given metal interconnect width and thickness. On the other hand, for a given interconnect line parasitic resistance, a higher metal conductivity (e.g., Cu instead of Al) allows the use of thinner metal lines on each interconnect level for a given metal line width. This, in turn, enables closer spacings between the adjacent metal lines or equivalently, a higher areal density of metal interconnect lines on each level for a given distribution of intra-level capacitive signal cross-talks.

The higher interconnect line densities on various interconnect levels enable a reduction in the number of required interconnect levels for a given chip speed performance. This results in reduced process complexity and cost. Alternatively, a higher conductivity conductor (e.g., copper instead of Al) can be used to not only reduce the process complexity and cost through reduction of the number of interconnect levels, but also to improve the chip speed performance. This can be done by both reducing the metal line resistance, increasing the interconnect metal line resistance, and increasing the interconnect metal line areal density.

For example, in an advanced 0.18  $\mu\text{m}$  microprocessor logic chip, for a given maximum speed or clock frequency (e.g., an approximately 600-MHz microprocessor), comprising

eight levels of Al metal interconnects, replacing Al with Cu accomplishes a number of desirable results. For instance, it is possible to reduce the process complexity and chip fabrication cost by, perhaps, approximately 30% while achieving the same speed performance of approximately 600 MHz. This can be achieved by reducing the number of interconnect levels from 8 to 6 and also due to the reduced number of process steps per level for copper interconnect compared to aluminum interconnect. It is also possible to reduce the process complexity and chip fabrication cost by, perhaps, approximately 15-20%, while also improving the chip speed performance by, for instance, approximately 10% to approximately 660 MHz. For example, this may be achieved by reducing the number of metal interconnect levels from 8 to 7 and also reducing the resistance of the metal lines at the same time.

Besides the interconnect metal, the inter-metal/inter-level dielectric layers (IMD and ILD layers) also have a significant impact on the IC chip performance speed as well as manufacturing cost. The dielectric constant (i.e. relative dielectric constants with respect to free space) of the IMD/ILD material layers impacts not only the "RC" propagation delays but also the intra-level and inter-level capacitive cross-talks.

The mainstream ILD/IMD materials in silicon chip manufacturing are silicon dioxide ( $\text{SiO}_2$ ) and/or derivatives of silicon dioxide (such as fluorinated silicon dioxide:  $\text{SiO}_x\text{F}_y$ ) with k values in the range of 3.2 to over 4.0. There has been a significant amount of materials research on low-k dielectrics. The lowest practical k values to date have been reported for some spin-on organic dielectrics and porous aerogels/xerogels. The practical

low-k dielectrics developed to date have k values in the range of 2.0 to 3.2. These low-k dielectrics, however, complicate the back-end interconnect process integration due to their inferior thermal stability as well as their electrical, mechanical and thermal conductivity properties compared to silicon dioxide.

FIGURE 1 illustrates a side view of an interconnect structure 10 that includes a low-k organic ILD/IMD material layer 12 and trench 14. SiO<sub>2</sub> layer 16 covers ILD/ILD substrate 12. Covering trench 14 and top SiO<sub>2</sub> layer 16 is conformal SiO<sub>2</sub> buffer layer 18. The formation of organic low-k dielectric layer 12 also complicate the single or dual damascene processes commonly used for fabrication of copper interconnects due to the difficulties associated with their incompatibility with chemical-mechanical polishing (or CMP) processes used for copper and barrier removal during the interconnect fabrication process. As a result, most organic low-k dielectrics employ a suitable hard mask layer such as silicon dioxide for single or dual-damascene interconnect fabrication processes in order to facilitate formation of dielectric trenches and via holes for the embedded (inlaid) metal (e.g., copper) lines.

The optimal integration of most organic low-k dielectrics requires deposition of a thin conformal layer of, for instance, silicon dioxide, such as SiO<sub>2</sub> layer 18, followed by an anisotropic oxide etch process in order to cover the trench and via hold sidewalks with a thin layer of high-quality silicon dioxide dielectric, such as SiO<sub>2</sub> layer 18. This prevents a direct contact between the low-k dielectric and the deposited glue/barrier layer and may improve the overall breakdown voltage and leakage characteristics of the composite ILD/IMD layers. This

requirement adds to the complexity and fabrication cost of the IMD/ILD integration. Moreover, the effective relative dielectric constant of the composite IMD/ILD layers is somewhat higher than that of the low-k dielectric by itself. This is due to the requirements for the hard mask and sidewalk oxide coverage.

One attempt to provide a lowest possible relative permittivity or k value has been to use free space dielectric between interconnects. Free space provides the best possible dielectric since it provides  $k = 1$ . This is a factor of approximately 4 times better than silicon dioxide and even a factor of 2 to 3 better than the best practical low-k dielectric materials. As a result, for a given metal conductivity and sheet resistance distribution, the free-space dielectric results in a significant reduction of the interconnect "RC" propagation delays and capacitive cross-talk noise.

The main challenges with the free-space dielectric IMD/ILD integration are the ability to remove heat from the multi-level interconnect structure and the ability to form a hermetically sealed chip packages protecting the multi-level interconnect structure and the active devices on the substrate.

The prior art multi-level interconnect structures (using either silicon dioxide or any solid IMD/ILD low-k material layer) typically require an effective glue/barrier layers. This is particularly critical for a high electrical conductivity material such as copper (or silver) since copper (or silver or gold) act as electrical trap centers in silicon and can severely degrade the transistor properties such as transconductance, junction leakage, standby power dissipation and reliability lifetime.

Moreover, copper, as well as some other metallic elements such as gold and silver can cause severe degradation of the ILD/IMD layers adversely affecting their electrical leakage and breakdown properties. As a result, the prior art silicon chip interconnect structures and fabrication process flows employ conductive diffusion barrier layers (such as TiN, Ta, TaN, TiSiN, TaSiN, WN, WSiN, MoN, or MoSiN). The long-term chip reliability lifetime and chip manufacturing yield requirements place limits on the minimum thickness of the barrier material for such devices.

As the chip IC device dimension are scaled down, the width of the metal lines and also the dimensions or diameters of the via plugs are also reduced, whereas the thickness of the diffusion barrier layer is scaled down more slowly. Thus, with each successive technology generation, the barrier material thickness (and cross sectional area) becomes a larger fraction of the conductive interconnect lines. One example of this phenomenon can be examined in the case of dual-damascene copper interconnects. In IC chips with copper metallization, a larger fraction of the diameter of the conductive via plug is also consumed by the barrier material. For instance, for a damascene trench width of 0.20  $\mu\text{m}$  and a conformal diffusion barrier thickness of 250  $\text{\AA}$  (deposited, for example, by a conformal chemical-vapor deposition or CVD process), the high-conductivity metal (e.g., copper with a resistivity of approximately 1.8  $\mu\Omega\cdot\text{cm}$ ) only occupies a metal line width or a via plug diameter of only 0.15  $\mu\text{m}$ , due to the peripheral space occupied by the diffusion barrier layer. Since the typical diffusion barrier layers



have much higher electrical resistivity values compared to the high-conductivity interconnect metals (e.g., in the range of approximately 150-250  $\mu\Omega\cdot\text{cm}$  for Ta and TaN diffusion barriers vs. approximately 1.8  $\mu\Omega\cdot\text{cm}$  for copper), the diffusion barrier layer degrades the overall interconnect metal line resistance, as well as via plug resistance values. For instance, FIGURE 2 shows damascene dielectric trench structures 20 and 22 (e.g., for fabrication of embedded copper metal line) with a width W and height H.

In damascene dielectric trench structure 22 (Fig. 2b), trench 24 is filled entirely with the high conductivity metal line having electrical resistivity of  $\rho_m$ . On the other hand, damascene trench structure 20 (Fig. 2a) includes barrier layer 26 (shown as a conformal layer) with a layer thickness  $t_b$  and a material resistivity of  $\rho_b$  in trench 28. The high conductivity metal line 28 occupies the remaining space surrounded by the barrier layer. Assuming  $\rho_b \gg \rho_m$ , which is typically the case in practice, we can compare the total conductor line resistance per unit length for these two conditions:

$R_1 \triangleq$  conductor line resistance per unit length without the barrier layer (Fig. 2b);

$R_2 \triangleq$  conductor line resistance per unit length with the barrier layer (Fig. 2a)

$$R_1 = \frac{\rho_m}{W \cdot H}, \quad R_2 = \left[ \frac{R_{2m}}{\frac{P_m}{(W - 2t_b)(H - t_b)}} \parallel \frac{R_{2b}}{\frac{P_b}{t_b(2H + W)}} \right]$$

Two resistive components in parallel

Since  $\rho_b \gg \rho_m$ , the conclusion follows that  $R_{2b} \gg R_{2m}$  and, as a

result,  $R_2 \cong R_{2m} = \frac{\rho_m}{(W - 2t_b)(H - t_b)}$

$$R_2 \cong \frac{\rho_m}{WH + 2t_b^2 - t_b W - 2t_b H}$$

$$R_2 \cong \frac{\rho_m}{WH - t_b(W + 2H) + 2t_b^2}$$

$$\therefore \frac{1}{R_2} \cong \frac{WH + 2t_b^2 - t_b(W + 2H)}{\rho_m}$$

$$\frac{1}{R_2} = \frac{WH}{\rho_m} + \frac{2t_b^2 - t_b(W + 2H)}{\rho_m}$$

$$\frac{1}{R_2} \cong \frac{1}{R_1} - \left[ \frac{t_b(W + 2H - 2t_b)}{\rho_m} \right]$$

For instance, assume  $W = 0.25 \mu m$ ,  $H = 0.50 \mu m$ ,  $t_b = 250 \text{ \AA}$  ( $0.025 \mu m$ ), and  $\rho_m \cong 2 \mu\Omega \cdot cm$ :

$$R_1 = \frac{\rho_m}{W \cdot H} = \frac{2 \times 10^{-6} \Omega \cdot cm}{(0.25 \times 10^{-4} cm)(0.50 \times 10^{-4} cm)}$$

$$R_1 = 1600 \Omega/cm \text{ (without barrier)}$$

$$R_2 \cong \frac{2 \times 10^{-6} \Omega \cdot cm}{(0.25 - 0.05)(0.50 - 0.025) \times 10^{-8}} = \frac{200}{0.20 \times 0.475} \Omega/cm$$

$$R_2 = \frac{1000}{0.475} \Omega/cm \cong 2105 \Omega/cm \text{ with barrier}$$

$$R_1 = 1600 \text{ m } \Omega/\text{cm}, \quad R_2 \cong \Omega/\text{cm}$$

As a result, in this example, the presence of the barrier layer has degraded the effective interconnect line resistance by over 30% which is a significant amount of interconnect conductor conductivity loss.

Similarly, the barrier layer can also degrade the effective via plug resistance. For instance, FIGURE 3 shows via plugs 30 and 32 connecting the metal lines between two adjacent interconnect levels. Via plug 30 (Fig. 3a) includes metal plug between metal lines 34 and 35 which is fully surrounded at the bottom and sidewalls by the barrier layer 36. Via plug 32 of Fig. 3b, on the other hand, shows an ideal situation without a barrier layer surrounding metal plug 32 (connecting metal lines 38 and 40).

Assume the via hole (cylindrical via hole) has a diameter of  $D$  and a height of  $H$ . We can also define the following parameters:

$R_{p_2} \triangleq$  effective via plug resistance with the barrier layer (Fig. 3a); and

$R_{p_1} \triangleq$  effective via plug resistance without the barrier layer (Fig. 3b).

Also, assume that the via plug metal has a resistivity of  $\rho_m$  ( $1.8 \mu\text{cm}$ ), which is preferably the same as that of the interconnect metal lines on levels  $N$  and  $N-1$ ). Moreover, assume that the barrier layer is conformal, has a thickness of  $t_b$ , and a resistivity of  $\rho_b$ . Moreover, assume that  $\rho_b \gg \rho_m$ . Let's calculate  $R_{p_1}$  and  $R_{p_2}$  for the two via plug structures of Figs. 3a and 3b:

$$R_{p1} = \frac{\rho_m H}{\left( \frac{\Pi D^2}{4} \right)} = \frac{4 \rho_m H}{\Pi D^2}$$

$$R_{p2} \cong \underbrace{\left[ \frac{\rho_m (H - t_b)}{\frac{\Pi (D - 2t_b)^2}{4}} \right] \parallel \left[ \frac{\rho_b (H - t_b)}{\frac{\Pi [D^2 - (D - 2t_b)^2]}{4}} \right]}_{\text{two resistive components in parallel}} + 2Rc + \left( \frac{\rho_b t_b}{\frac{\Pi D^2}{4}} \right)$$

Since  $\rho_b \gg \rho_m$

$$R_{p2} \cong \frac{4 \rho_m (H - t_b)}{\Pi (D - 2t_b)^2} + \frac{4 \rho_b t_b}{\Pi D^2} + 2Rc$$

Where  $Rc$  is the effective contact resistance at each interface between the barrier layer and either the via metal plug or the underlying metal line. As an example, assume  $D = 0.25 \mu\text{m}$ ,  $H = 0.75 \mu\text{m}$ ,  $t_b = 250 \text{ \AA}$  ( $0.025 \mu\text{m}$ ), and  $\rho_m \cong 2 \mu\Omega \cdot \text{cm}$  ( $\rho_b \gg \rho_m$ ). Assume that  $\rho_b \cong 200 \mu\Omega \cdot \text{m}$ .  $R_{p1}$  and  $R_{p2}$  can be calculated as follows:

$$\begin{aligned} R_{p1} &= \frac{4 \times 2 \times 10^{-6} \Omega \cdot \text{cm} \times 0.75 \times 10^{-4} \text{ cm}}{\Pi (0.25 \times 10^{-4} \text{ cm})^2} \\ &= \frac{6 \times 10^{-10} \Omega \text{ cm}^2}{\Pi \times 0.25^2 \times 10^{-8} \text{ cm}^2} = \frac{96 \times 10^{-2}}{\Pi} \Omega \cong 0.305 \Omega \end{aligned}$$

Thus,  $R_{p1} \cong 0.305 \Omega$  which is the plug resistance for the ideal case without the barrier layer.

$$R_{p2} \equiv \frac{4 \times 2 \times 10^{-6} (0.75 - 0.025) \times 10^{-4} \Omega \cdot \text{cm}^2}{\Pi [(0.25 - 2 \times 0.025) \times 10^{-4}]^2 \text{ cm}^2}$$

$$+ \frac{4 \times 200 \times 10^{-6} \times 0.025 \times 10^{-4} \Omega \cdot \text{cm}^2}{\Pi (0.25 \times 10^{-4})^2 \text{ cm}^2} + 2Rc$$

$$= \frac{8 \times 0.725 \times 10^{-10}}{\Pi \times 0.20^2 \times 10^{-8}} + \frac{2 \times 10^{-9}}{\Pi \times 0.25^2 \times 10^{-8}} + 2Rc \Omega$$

$$R_{p2} = \frac{5.8 \times 10^{-2}}{\Pi \times 0.040} + \frac{2 \times 10^{-1}}{\Pi \times 0.25^2} + 2Rc \Omega = 0.462 + 1.019 + 2Rc \Omega$$

Thus,  $R_{pz} = 1.480 + 2Rc \Omega$ , which is the plug resistance for the via plug structure comprising the barrier layer.

It can be seen that even without including the contact resistance contribution  $2Rc$  (due to the two barrier/metal contact interfaces in each plug), the barrier layer results in a significant degradation of the overall via plug resistance. This effect, in turn results in the degradation of the chip speed due to the increased "RC" propagation delays in the interconnect structure.

In light of the above information, therefore, there is need for a semiconductor IC chip interconnect structure and a related fabrication process flow which can significantly reduce the parasitic resistive and capacitive elements, as well as the related "RC" propagation delays and interconnect capacitive cross-talks. Satisfying this need will enable much faster chip operations and/or lower chip power consumption.

Moreover, there is a need for an improved chip interconnect structure and related process flow which can enable a reduction of the total number of on-chip

interconnect levels required for fabrication of high performance semiconductor IC chips. Satisfying this need results in a reduction in the chip fabrication process flow complexity, improving the manufacturing yield, and reducing the overall production costs.

There is the need for an interconnect structure and a related interconnect fabrication process flow which enable the use of a lowest possible dielectric permittivity for IMD/ILD applications.

There is a further need for an interconnect structure and related fabrication process flow that can eliminate the additional process complexities and fabrication cost associated with the integration of low-k dielectric materials by using free-space as the IMD/ILD layers.

There is also a need for an advanced multi-level interconnect structure and a related fabrication process flow which enable efficient heat removal from the interconnect structure, and also allow formation of a fully hermetically sealed chip package.

SUMMARY OF THE INVENTION:

In accordance with the present invention, an ultra-high-speed semiconductor IC chip interconnect comprising free-space dielectric medium is disclosed that substantially eliminates or reduces disadvantages and problems associated with previously developed and prior art multi-level interconnect structures and methods of fabrication.

According to one embodiment of the present invention, an ultra-high-speed multi-level chip interconnect structure is provided for a semiconductor IC chip that includes a plurality of electrically conductive metallization levels.

Each of the metallization levels includes a plurality of electrically conductive interconnect lines or segments. A plurality of electrically conductive via and contact plugs make electrical connections between various metallization levels as well as between the metallization levels and the semiconductor devices. The invention further includes a free-space medium occupying at least a substantial fraction of the electrically insulating regions separating the conducting lines and plugs within the multi-level interconnect structure. A top passivation overlayer hermetically seals the multi-level interconnect structure and the underlying devices on the semiconductor substrate. The top passivation overlayer also functions as an effective heat transfer medium to facilitate heat removal from the interconnect structure as well as an additional mechanical support for the interconnect structure through a sealing contact with the top metallization level of the multi-level interconnect structure.

A technical advantage that the present invention provides is the practical use of a free-space interlevel/intermetal (ILD/IMD) dielectric medium. With the present invention, the interconnect structure provides reduced "RC" propagation delay and reduced capacitive cross-talk.

For an N-level ( $N \geq 1$ ) interconnect structure, the present invention also provides the additional technical and economic advantages of reducing the number of diffusion barrier layers and corresponding deposition steps from N (in prior art methods) to one. This results in a significant interconnect process simplification and chip manufacturing cost reduction.

A further technical advantage of the present invention is its compatibility with and applicability to various types of interconnect metallization materials. This includes metals such as copper, gold, silver, aluminum, and various superconducting materials.

Compatibility with damascene (single damascene and dual-damascene) interconnect fabrication methods is also another technical advantage of the present invention. The present invention provides excellent thermal management and efficient heat dissipation removal capabilities.

Another technical advantage of the present invention is improved interconnect metal lead and plug conductances due to elimination of the need for all (but one) barrier layers (all via-level barrier layers can be eliminated).

The present invention provides the technical advantage of improved interconnect metallization electromigration lifetime due to homogeneous metallization structure with large-grain metal lines and contact/via plugs as well as



direct, i.e., barrierless plug-to-metal line contacts between the via plugs and the adjacent metal lines on different interconnect levels.

5 The present invention further provides the technical advantage of eliminating the need to use low-k dielectric materials and the relatively complex and expensive process integration methods associated with them.

10 The present invention reduces the number of fabrication process steps per interconnect level by about four steps, as compared to prior art methods for forming damascene interconnect structures with advanced low-k dielectrics.

15 This invention also provides the technical advantage of a much improved chip reliability by eliminating the physical paths for diffusion of the metal atoms, such as copper or gold or silver into the active semiconductor devices. Moreover, the free-space ILD/IMD structure eliminates the possibility of ILD/IMD electrical breakdown field degradation due to metal atom diffusion into the insulating regions. This eliminates the need for the use  
20 of diffusion barrier layers to encapsulate the metallization structure at each interconnect level.

25 The present invention provides the technical advantage of hermetic sealing of the multi-level interconnect structure and semiconductor IC devices either under vacuum or with the interconnect structure free-space medium filled and hermetically sealed with a controlled pressure of a suitable gas such as an inert gas (e.g., helium or argon).

30 Still a further technical advantage of the present invention is excellent mechanical strength and integrity of the multi-level interconnect structure and overall semiconductor chip resulting from the inventive process.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present invention and advantages thereof may be acquired by reference to the following description taken in conjunction with the accompanying drawings in which like reference numbers indicate like features and wherein:

FIGURE 1 illustrates the formation of a damascene trench in conjunction with an organic low-k dielectric layer according to a prior art method;

FIGURES 2a and 2b shows two different inlaid copper interconnect lines with and without a conductive barrier layer;

FIGURES 3a and 3b shows two different copper via plugs, one with a barrier layer, the other without a barrier layer, making electrical connections between two metal lines located on two different interconnect levels;

FIGURES 4 and 5 depict exemplary prior art processes for preparing a dual-damascene multi-level copper interconnect structure;

FIGURE 6 is a process flow for one embodiment of the present invention (example shown for formation of a multi-level copper interconnect structure with free-space dielectric medium);

FIGURE 7 provides an alternative process flow for another embodiment of the present invention, different in some respects to that of FIGURE 6 (again example shown for formation of a multi-level copper interconnect structure with free-space dielectric medium);

FIGURE 8 shows a multi-level interconnect structure formed as part of the process of the present invention (interconnect structure shown prior to completion of the

final process steps for formation of free-space medium and hermetic sealing of the IC chips);

FIGURES 9 through 12 show alternative embodiments of the top layer etchant transmission openings or windows for fabrication of the free-space dielectric interconnect structure of the present invention. FIGURE 9 shows an array of square shaped holes. FIGURE 10 shows an array of circular holes. FIGURES 11 and 12 show two different arrays of rectangular-shaped holes.)

FIGURE 13 depicts the interconnect structure of FIGURE 8 following formation of the etchant-transmission window pattern on the top layer and after formation of the free-space dielectric medium for the purposes of illustrating one example of forming the free-space dielectric interconnect structure of the present invention;

FIGURE 14 shows the top dielectric layer after formation of the etchant transmission windows used to enable formation of the free-space dielectric medium, and also following the subsequent deposition steps for hermetic sealing of the interconnect structure of the present invention; and

FIGURE 15 shows the multi-level interconnect structure of the present invention after formation of the free-space dielectric medium, hermetically-sealed top layer, and the bonding pad windows.

BRIEF DESCRIPTION OF THE INVENTION:

FIGURE 4 shows one example of a prior art interconnect process flow 40 that results in a dual-damascene multi-level copper metallization interconnect structure in conjunction with inorganic interlevel dielectric (ILD) and intermetal dielectric (IMD) layers (e.g., fluorinated oxide or  $\text{Si}_x\text{O}_y\text{F}_z$  ILD/IMD material). In this example, tungsten is used to form tungsten contact plugs (to keep copper away from silicon) while copper is used for all the via plugs. The interconnect fabrication process (or back-end-of-the-line or BEOL process) flow starts after completion of the front-end-of-the-line (FEOL) process flow utilized for fabrication of the transistor and isolation (and other devices such as diodes, capacitors, etc.) structures, as step 42 indicates.

The first ILD layer (ILD1) which may be  $\text{SiO}_2$ ,  $\text{Si}_x\text{O}_y\text{F}_z$ , or another material) is deposited, as shown in step 44, by thermal CVD or PECVD and then globally planarized by chemical-mechanical polishing (CMP) and cleaned after the CMP step at step 46. Subsequently, the complete ILD structure is formed by deposition using CVD or PECVD of an additional amount of the dielectric material (e.g.,  $\text{SiO}_2$ ,  $\text{Si}_x\text{O}_y\text{F}_z$ , or another suitable insulating material), as indicated in step 48. After formation of the contact holes by microlithography and reactive ion etching or RIE as shown in the liner/barrier layers (e.g. Ti/TiN) are formed by PVD and/or CVD (see step 50, step 52). Then the tungsten contact plugs are formed by blanket deposition of a tungsten layer to fill the contact holes (see step 54) followed by tungsten CMP and post-CMP clean as shown in steps 54 and 56. The fabrication flow then continues by deposition of a relatively thick etch-stop layer (e.g.

silicon nitride layer) followed by deposition of the second  
ILD layer (e.g.,  $\text{SiO}_2$  or  $\text{Si}_x\text{O}_y\text{F}_z$ ). The metal-1 (first metal  
level) line trenches, for subsequent formation of inlaid  
metal-1 interconnects, are formed by microlithography  
5 patterning and RIE (with the thin  $\text{Si}_3\text{N}_4$  etch-stop layer used  
for RIE process end-pointing) (step 60).  $\text{Si}_3\text{N}_4$  is also  
removed from the bottom of trenches by RIE. The RIE step  
used for removal of the silicon nitride layer at the bottom  
of the trenches selectively removes the nitride layer and  
10 stops on ILD1

Then, the diffusion barrier layer (TiN, Ta, TaN, or  
another suitable material) is deposited either by CVD or  
PVD (e.g., to form a 150Å to 300Å barrier layer) (step 62).  
The inlaid metal-1 interconnect lines are then formed by  
15 depositing copper (by MoCVD, PVD, and/or plating) followed  
by subsequent metal CMP and post-CMP clean through steps 64  
and 66. The following dual-damascene copper interconnect  
level is fabricated by depositing the intermetal dielectric  
(IMD) layer (e.g., a multi-layer dielectric comprising a  
20 thin silicon nitride dielectric barrier and etch-stop  
layer, followed by deposition of  $\text{SiO}_2$ , a thin  $\text{Si}_3\text{N}_4$  etch-  
stop layer, and a top layer of silicon dioxide ( $\text{SiO}_2$ ) layer;  
the oxide layers may be replaced by a reduced-permittivity  
material such as  $\text{Si}_x\text{O}_y\text{F}_z$ ), as shown in step 68. Then, a  
25 microlithography patterning process and a reactive ion etch  
(RIE) process sequence is used (step 70) in order to form  
the dielectric trenches for subsequent formation of inlaid  
copper metal lines.

A follow-on microlithography patterning and dielectric  
30 RIE process sequence is used to form the interconnect via  
holes (step 72). Then, a diffusion barrier layer (TiN, Ta,

TaN, etc.) is deposited by CVD or PVD, (step 74). Subsequently, a copper layer is deposited, as shown in step 78, (by MOCVD, PVD and/or Plating) and polished back by CMP, followed by post-CMP clean (step 80) resulting in formation of the embedded copper via plugs and inlaid metal interconnect lines. The repeatitive steps of IMD deposition, microlithograhny patterning and dielectric RIE processes (for via holes and interconnect metal line trenches), as well as barrier and copper deposition steps, and CMP and post-CMP clean are performed multiple times until all the necessary interconnect levels are fabricated, as verified at step 82. Then, the passivation overlayer (e.g., Si<sub>3</sub>N<sub>4</sub> or SiON) is deposited by PECVD, at step 84. A microlithography patterning step and an RIE process step are used (step 86), to form the bonding pad openings or windows. The chip can then be packaged, as step 88 indicates.

The process flowchart 90 of FIGURE 5 presents another example of a state-of-the-art prior art interconnect process technology for formation of dual-damascene copper metallization with advanced low-k (e.g.,  $K \leq 2.5$ ) IMD/ILD layers. Process flow 90 is fairly similar to the prior art process flow of FIGURE 4 except for additional process steps 92 and 94. The additional process steps 92 and 94 for integration of copper and low-k dielectrics are required in order to maintain good low-k dielectric integrity through the BEOL interconnect process flow and also to eliminate any process integration issues in terms of patterning and etch processes as well as any material compatibility issues. The description of the process flow outlined in FIGURE 5 is essentially similar to that already

provided for the flowchart in FIGURE 4. One difference is that a thin layer of a hard mask material (such as  $\text{SiO}_2$ ) is used to protect the ILD or IMD low-k dielectric surface prior to any patterning and CMP process steps.

5 Most of the organic low-k dielectric materials may be damaged in typical plasma ash processes used for removal of the patterned photoresist layers after patterning and etch processes (thus, the reason for the use of an oxide hard mask). Moreover, many low-k organic dielectrics may not be  
10 directly exposed to the CMP pad and slurry due to possible damage or degradation of their properties. This is another reason for using the oxide hard mask to protect the low-k dielectric. Moreover, this process flow forms a thin layer of dielectric (e.g., oxide) liner on the sidewalls of the  
15 dielectric trenches and via holes in order to protect a low-k dielectric from plasma etching and also to provide a good sidewall surface for deposition of the barrier layer.

For IMD layers, the multi-layer stack comprises  $\text{Si}_3\text{N}_4$ , low-k dielectric, thin  $\text{SiO}_2$ , low-k dielectric, and thin  $\text{SiO}_2$ .

20 The lower and upper low-k dielectric layers house the via plugs and the inlaid interconnect metal lines on each level, respectively. The lower silicon nitride layer (thin nitride) is used as a dielectric diffusion barrier to encapsulate the lower level copper interconnect lines. The  
25 middle thin  $\text{SiO}_2$  layer is used as an etch-stop layer during the formation of the metal trenches. A comparison of process flow 40 of FIGURE 4 with process flow 90 of FIGURE 5 indicates that integration of advanced low-k dielectric materials (such as organic low-k materials) results in  
30 added process complexity and increased IC fabrication cost compared to standard silicon dioxide IMD material or its related materials (such as fluorinated oxide).

5 The following discussion focuses on the description of  
the interconnect process flows and structures of the  
present invention appearing in FIGURES 6 and 7. Two closely  
related preferred flows of invention (preferred process  
10 flow embodiments) are shown in the flowchart 100 of FIGURE  
6 and flowchart 150 of FIGURE 7. First, the description  
focuses on the process flow 100 of FIGURE 6. The back-end-  
of-the-line (BEOL) interconnect process flow starts after  
completion of the front-end-of-the-line (FEOL) fabrication  
15 process flow for the transistors, isolation regions, etc.  
(step 102). The next step is to deposit a blanket layer of  
a suitable dielectric diffusion barrier material which is  
also highly resistant against typical etch chemistries  
(e.g., HF-based etchants) used for oxide etching. For  
20 instance, it is possible to preferably deposit a layer of  
silicon nitride (e.g., 2000Å to 5000Å  $\text{Si}_3\text{N}_4$ ) using thermal  
CVD, PECVD, or PVD (step 104). This layer will serve as a  
dense etch-resistant layer used for protection of the  
active transistor devices and isolation structures during  
subsequent etching of the disposable inter-level and inter-  
metal oxide layers. Moreover, this thick and dense etch-  
resistant dielectric barrier layer prevents any copper  
diffusion into the silicon substrate and active device  
regions during the BEOL interconnect processing. Other  
25 suitable dielectric materials (e.g., AlN or diamond-like  
carbon or DLC) may be used instead of  $\text{Si}_3\text{N}_4$  for this  
material layer. After the blanket dielectric deposition  
process, the first disposable interlevel dielectric ( $\text{ILD}_1$ )  
layer is deposited (step 106). This involves preferably a  
30 silicon dioxide layer to be deposited by CVD, PECVD, or  
even PVD at step 108. Next, dielectric CMP and post-CMP



cleaning processes are performed (step 108) to form a globally planarized dielectric surface. This will provide a globally planar wafer surface throughout the multilevel interconnect fabrication process flow. Subsequently, a multi-layer disposable dielectric stack (e.g.,  $\text{SiO}_2/\text{SiON}/\text{SiO}_2$ ) is deposited by CVD, PECVD, or PVD (step 110).

The stack includes upper and lower silicon dioxide layers separated by a thin etch-stop (or etch end-point detection) layer of a different material such as silicon oxynitride ( $\text{SiON}$ ) or aluminum oxide ( $\text{Al}_2\text{O}_3$ ) or another suitable disposable material. The thin intermediate layer of oxynitride will be used as an etch end-point marker during subsequent formation of the metal line trenches by anisotropic reactive-ion etching. After deposition of the multi-layer stack, a microlithography patterning process and subsequent dielectric RIE (anisotropic etching) process are performed, as shown at step 112, to form the contact holes. Then, another microlithography patterning process and an anisotropic RIE process are used to form the dielectric trenches for the first level of metal interconnect lines (step 114). Next, the first level metallization is performed by sequential deposition of the barrier layer (e.g., Ta, TaN,  $\text{WN}_x$ , or TiN by PVD or CVD) as shown in step 116, and a copper layer (by MoCVD, PVD, and/or plating), as indicated in step 118. Then, copper CMP and post-CMP clean processes are performed (step 120), in order to form the embedded copper contact plugs and inlaid metal lines.

Next, fabrication of the next interconnect level proceeds by deposition of a suitable multi-layer disposable dielectric stack, preferably  $\text{SiON}/\text{SiO}_2/\text{SiON}/\text{SiO}_2$ , formed by

5 CVD, PECVD, or PVD (step 122). The silicon oxynitride  
(SiON) layers are relatively thin compared to the upper and  
lower SiO<sub>2</sub> layers (e.g., 100Å to 500Å) and are used as  
etch-stop layers during subsequent RIE etch processes for  
10 formation of the via holes and metal line trenches. Other  
suitable materials such as aluminum oxide may be used  
instead of SiON as etch-stop layers. After the multi-layer  
stack deposition, two sequential steps of microlithography  
patterning and anisotropic RIE processes (steps 124 and  
126) are performed for formation of the via holes and the  
interconnect metal line trenches. Next, a layer of copper  
is deposited (step 128), by MOCVD, PVD, and/or plating to  
fill the via holes and interconnect metal line trenches.  
15 Note that at this stage copper can be deposited directly on  
the patterned structure without a need for a diffusion  
barrier layer, thus, simplifying the interconnect process  
flow. If desired or necessary, an adhesion promotion glue  
layer may be deposited on the surface prior to deposition  
of copper.

20 Subsequently, copper CMP and post-CMP clean processes  
are performed, at step 130, in order to form the embedded  
via copper plugs and inlaid interconnect metal lines. The  
repetitive steps of multi-layer dielectric stack  
25 deposition, fabrication of via holes and metal line  
trenches, copper deposition, and copper CMP (and post-CMP  
clean) are performed multiple times until all the necessary  
interconnect levels are fabricated, as verified at step  
132. After formation of all the necessary interconnect  
levels, a top etch-resistant dielectric layer, preferably a  
30 silicon nitride layer (on the order of 2000Å to 1 μm  
thick), is deposited by CVD, PECVD, or PVD, at step 134.

Other suitable etch-resistant (and preferably high-thermal-conductivity dielectric materials) such as aluminum nitride or diamond-like carbon (DLC) may also be used instead of silicon nitride. The schematic diagram of FIGURE 8 illustrates the example of a cross-sectional view of a multi-level interconnect structure (shown with six levels of copper interconnect) at this stage in the interconnect fabrication process flow.

Next, a microlithography patterning process and a subsequent anisotropic RIE process are performed (see step 136) in order to form etchant transmission windows or openings within the top dielectric layer. The schematic diagrams on pages FIGURES 9, 10, 11 and 12 show several possible layout patterns of the etchant transmission windows, formed within the top etch-resistant dielectric layer. Preferably, the etchant transmission window pattern comprises openings or windows (squares, rectangular, circular, etc.) with at least one minimum-geometry in-plane dimension. For instance, the pattern of FIGURE 9 shows an array of closely-spaced square windows. For a 0.18  $\mu\text{m}$  technology node, these windows may have 0.18 $\mu\text{m}$  x 0.18 $\mu\text{m}$  areas and the adjacent windows may be separated by 0.18 $\mu\text{m}$ . The alternative pattern in FIGURE 10 comprises an array of circular holes. Again, the holes may have minimum-geometry diameters (e.g., 0.18  $\mu\text{m}$  diametric dimensions for circular holes separated by 0.18  $\mu\text{m}$  from each other in a 0.18 $\mu\text{m}$  technology). FIGURES 10 and 11 show two alternative etchant transmission window patterns comprising rectangular windows with larger overall transmission window area ratios (ratio of total area of the windows to the total surface area). The smaller side dimensions of these rectangular

5 windows are preferably the same as the resolution of the  
microlithography tool (e.g.,  $0.18\mu\text{m}$  for a  $0.18\mu\text{m}$   
technology), while the larger side dimensions (lengths of  
rectangular windows) may be several to tens to even  
10 hundreds of microns ( $\mu\text{m}$ ). The idea is to have an etchant  
transmission window pattern which provides a relatively  
large transmission area ratio (preferably  $\geq 50\%$ ) and can be  
subsequently hermetically sealed using a simple deposition  
process without a significant impact on the interconnect  
15 metallization structure. Preferably, the thickness of the  
top etch-resistant layer (e.g.  $\text{Si}_3\text{N}_4$  or  $\text{AlN}$  layer deposited  
by CVD, PECVD, or PVD or any other vapor deposition  
process) is several times larger than the smaller side  
dimension of the etchant transmission unit cells. For  
instance, for a  $0.18\mu\text{m}$  technology, we may use a  $0.70\mu\text{m}$ -to-  
20  $1\mu\text{m}$  thick silicon nitride top etch-resistant layer with  
etchant transmission window cells (square, circular,  
rectangular, or any other shape) which have  $0.18\mu\text{m}$  minimum  
in-plane dimension (e.g., rectangular unit cells, with  $0.18$   
 $\mu\text{m} \times 5\mu\text{m}$  window size).

Returning to FIGURE 6, a highly selective etch  
(preferable a wet etch process such as HF-based etch) is  
performed at step 138 in order to selectively remove the  
entire multi-level disposable silicon dioxide dielectric  
25 structure. This etch chemistry and the resulting etch  
byproducts easily pass through the etchant transmission  
windows (or unit cells) facilitating the etch process. Due  
to the high packing density of the transmission unit cells  
and their relatively large area ratio, the selective  
30 etchant can easily remove the entire multi-level oxide and  
oxynitride dielectric stack bound between the lower etch-

5 resistant layer (e.g., silicon nitride or aluminum nitride  
or DLC) and the upper etch-resistant patterned (e.g., also  
silicon nitride, aluminum nitride, or DLC) layer. The  
selective etchant (e.g., HF-based wet etchant) does not or  
should not attack the metallization structure and may  
remove only a very small fraction of the top and bottom  
etch-resistant layers (e.g., silicon nitride, aluminum  
nitride, or DLC). For instance, with a wet etch selectivity  
of 100:1 for oxide with respect to silicon nitride, removal  
10 of an equivalent oxide thickness of 10 $\mu$ m (for removal of  
multi-level oxide and buried oxynitride layers plus some  
overetch), results in removal of about 0.1  $\mu$ m silicon  
nitride from the top and bottom etch-resistant layers. This  
also results in enlargement of the etchant transmission  
15 windows (for instance, the 0.18  $\mu$ m wide rectangular unit  
cells grow towards ~ 0.38 $\mu$ m wide windows).

In general, the preference is to use an etchant with  
sufficiently high selectivity (>100:1) to the disposable  
ILD/IMD materials compared to the etch-resistant material  
20 which limits the thickness removal of the top and bottom  
etch-resistant layers (e.g., silicon nitride or aluminum  
nitride or DLC or another suitable dielectric) to  
preferably <1000Å. The schematic cross-sectional diagram of  
FIGURE 13 shows the resulting device structure after the  
25 selective removal of the disposable oxide dielectric  
layers. As shown, the multi-level copper interconnect  
structure is now surrounded by free-space medium within the  
structure between the top and bottom etch-resistant (e.g.,  
silicon nitride) layers. The multi-level copper  
30 interconnect structure is mechanically supported by its own  
line and plug interconnections as well as the top and

bottom boundary planes defined by the top and bottom etch-resistant silicon nitride layers which have sealed contacts to the top metal level and bottom contact plugs, respectively. If desired, a plurality of metallic columns made of stacked dummy contact and via plugs may be used to provide additional mechanical support between the top and bottom etch-resistant layers (this is optional but not necessary.)

At this stage, it is possible to perform an optional thermal anneal as shown at step 140 (e.g., at a temperature between 250°C and 400°C) in order to form large grains and preferred highly oriented texturing in the interconnect structure for improved electromigration lifetime, and enhanced metallization conductivity as well as to relieve any residual stresses. This optional thermal anneal process may also be used to form a large-grain multi-level copper metallization system with "bamboo-type" microstructure for maximum electromigration lifetime reliability improvement.

Next, the process flow continues with at least one deposition process and preferably two sequential material deposition process steps, as indicated at step 142. The first deposition process is a substantially conformal (CVD or PECVD) deposition process for deposition of a controlled thickness (e.g., 50Å to 200Å) of a dielectric material such as SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, AlN, Al<sub>2</sub>O<sub>3</sub>, etc. The preferred material is silicon dioxide. This conformal deposition process deposits a thin (e.g., 50Å to 200Å) layer of encapsulating dielectric material such as SiO<sub>2</sub> over all the exposed surface areas of the multi-level metallization structure (metal lines and plugs). This deposition process also deposits a thin layer of the conformal dielectric over the

exposed surfaces of the top etch-resistant patterned dielectric (e.g., silicon nitride), including the etchant transmission windows as well as a thin layer over the bottom etch-resistant layer. The amount of conformal dielectric thickness can be deliberately chosen to be small enough such that it is not sufficient to completely seal the etchant transmission windows or the top patterned etch-resistant insulator.

The main purpose of this conformal dielectric (e.g., silicon dioxide) deposition step is to prevent or suppress thermionic emission and/or low-voltage electrical breakdown between the adjacent intra-level and inter-level metal lines and/or plugs through the free-space medium. The second deposition step is preferably a substantially nonconformal or directional deposition step (with poor step coverage) used to form a hermetically-sealed top insulating passivation overlayer. For instance, either PVD (plasma sputtering) or nonconformal PECVD (or other processes such as jet-vapor deposition or laser ablation) can be used to deposit a layer comprising silicon nitride, aluminum nitride, silicon oxynitride, diamond-like carbon (DLC), boron nitride or any combination of them. Preferably, the deposited material has excellent diffusion barrier properties against ionic contamination and moisture, and also has a relatively high thermal conductivity. For instance, this nonconformal or directional deposition may involve an atmospheric deposition process (preferably a thermal CVD process with helium carrier gas or an atmospheric laser ablation deposition process using a suitable target material in an inert atmosphere) for deposition of silicon nitride, aluminum nitride, DLC, or another suitable material.

The schematic diagrams shown in FIGURE 14 show an example of the evolution of the top dielectric layer starting from a patterned layer comprising etchant transmission windows and ending as a hermetically-sealed structure with fully sealed windows (the top and bottom figures show the cross-sectional diagrams of the top dielectric layer before and after the conformal/non-conformal dielectric deposition processes).

Another practical process sequence for the hermetic sealing of the interconnect structure is as follows: (i) perform an atmospheric low-temperature silicon dioxide deposition (partially conformal) step using  $\text{SiH}_4/\text{N}_2\text{O}$  in a helium carrier gas in order to deposit a thin layer of oxide on the metallization structure and to seal the etchant transmission windows; (ii) Deposit a layer of silicon nitride (or silicon oxynitride) as passivation overlayer (this may be a  $\sim 5000\text{\AA}$  thick layer deposited by PECVD); (iii) Deposit a layer (e.g.,  $5000\text{\AA}$  to over  $1\mu\text{m}$  thick layer) of high-thermal conductivity insulating material, preferably aluminum nitride or DLC, by a suitable deposition process (preferably RF magnetron sputtering or PECVD). This exemplary process sequence results in complete hermetic sealing of the chip interconnect structure by reproducing a continuous top passivation layer. Moreover, this process sequence results in a helium-filled free-space intermetal/interlevel dielectric medium. The atmospheric helium free-space dielectric medium provides an excellent heat transfer medium within the multi-level interconnect structure; it also further suppresses any thermionic emission (resulting in electrical leakage currents) or gas breakdown effects due to the intra-level and inter-level



voltages between the adjacent metal lines and conductive plugs.

The example above shows the typical process flow for formation of a hermetically-sealed continuous dielectric layer on the top in conjunction with a hermetically sealed helium-filled (e.g., at or near atmospheric pressure) free-space interlevel/intermetal dielectric medium. If desired, the free-space helium pressure can be increased to above atmospheric pressure (e.g., 1 to 5 atmospheres) by performing the directional deposition (e.g., laser ablation) process (see FIGURE 14) in a pressurized process chamber filled with higher pressure helium. It is, however, emphasized that the preferred method and structure of this embodiment employ atmospheric or near-atmospheric helium (or another suitable inert gas such as argon) to fill the sealed free space interconnect dielectric ILD/IMD volume. Lower helium gas pressures (e.g., 1 Torr to 1 atm.) as well as other types of gas (e.g., argon, nitrogen, hydrogen, etc.) may be used to fill the free-space region.

A gas-filled free-space dielectric region is preferred over a near-vacuum free-space medium, both due to thermal management (efficient heat removal) and dielectric breakdown considerations. For instance, a helium-filled free-space medium (preferably at or near atmospheric He pressure) provides a much superior heat transfer medium (in conjunction with the high-thermal conductivity copper metallization structure as well as the high-thermal-conductivity top and bottom etch-resistant layers), a superior breakdown-resistant interconnect structure, and a better thermionic-emission-resistant free-space medium compared to a vacuum free-space medium.

As indicated in the process flowchart of FIGURE 6, the next fabrication module is a microlithography patterning step (step 144), followed by an anisotropic dielectric RIE process in order to form the bonding pad windows by etching openings in the top passivation overlayer. The schematic diagram on FIGURE 15 shows the multi-level copper interconnect structure after this patterning and etch step. This structure includes multi-level copper interconnects bound between the bottom dielectric diffusion barrier layer and the top high-thermal-conductivity hermetic sealing layer. The metallization structure is surrounded by a sealed free-space medium filled with an inert gas such as helium.

Finally, the wafer is ready for dicing and packaging, at step 146 (such as flip-chip packaging). Note that the multi-level interconnect structure is fully hermetically sealed with an embedded free-space (preferably filled with He) ILD/IMD medium. This structure provides the highest level of interconnect electrical performance and reliability lifetime far superior to any interconnect structure comprising other low-k dielectric materials.

The process flow of the preferred embodiment of the present invention employs one extra microlithography masking step for formation of the etchant transmission windows in the top etch-resistant layer. The process flow of FIGURE 6 shows that two separate masking steps are used for formation of the etchant transmission windows and the bonding pad windows (resulting in the need for one extra masking step).

Alternatively, as shown in the alternative process flow 150 of FIGURE 7, it is possible to reduce the number of microlithography masking steps by one, through combining

the microlithography patterning steps for the etchant transmission windows and bonding pads.

Process flow 150 of FIGURE 7 is essentially similar to the first embodiment (shown in FIGURE 6) through the copper CMP and post-CMP cleaning processes for the last (topmost) level of copper interconnect, i.e. step 132. Next, the top etch-resistant dielectric layer (or multi-layer material stack) is deposited by CVD, PVD, and/or PECVD, at step 134. For instance, it is possible to deposit either a layer of dense silicon nitride (e.g., 5000Å to ~ 1µm thick) by PECVD and/or PVD, or a bi-layer of Si<sub>3</sub>N<sub>4</sub>/AlN (e.g., 5000Å to over 1µm silicon nitride followed by 5000Å to over 1 µm aluminum nitride) by PECVD and/or PVD. Then a microlithography patterning process and a subsequent anisotropic dielectric RIE process are performed sequentially to form the etchant transmission windows (corresponding to a suitable pattern such as one of those examples shown in FIGURES 9-12), and also the bonding pad windows at step 152. Note that this masking step combines the layouts of the etchant transmission windows and the bonding pads into one microlithography mask.

Next, the disposable silicon dioxide ILD/IMD layers are selectively removed using a highly selective wet etchant at step 138. This results in the multi-level interconnect structure with free-space ILD/IMD medium surrounding the interconnect structure. Next, the copper metallization structure is coated with a controlled thin layer (e.g. 50Å to 200Å) of silicon dioxide (or silicon nitride or another preferably insulating material) and the interconnect structure is hermetically sealed using the multi-step (e.g., two or three step) conformal/nonconformal

dielectric deposition processes (step 142), as described in detail in association with FIGURE 6. The next fabrication process step is a blanket plasma (e.g., RIE) dielectric etch-back process until the bonding pads are re-exposed, at step 144.

This etch-back process, at step 144, can be easily endpointed using an optical etch end-point detection method (e.g., laser reflectance endpoint). Finally, the wafer is diced into IC chips and the chips are packaged using a suitable packaging technology. Based on this alternative second embodiment of this invention, the total number of microlithography masking step for an N-level interconnect structure is  $2N+1$ , which is the same as the number of masks required in conventional prior art interconnect process flows. The first embodiment of this invention (shown in FIGURE 6) employs  $2N+2$  microlithography masking steps.

Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claims.